View M37733EHBFS_8313233.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

description the m37733ehbxxxfp is a single-chip microcomputer using the 7700 family core. this single-chip microcomputer has a cpu and a bus interface unit. the cpu is a 16-bit parallel processor that can be an 8-bit parallel processor, and the bus interface unit enhances the memory access efficiency to execute instructions fast. this microcomputer also includes a 32 khz oscillation circuit, in addition to the prom, ram, multiple-function timers, serial i/o, a-d converter, and so on. the m37733ehbxxxfp has the same function as the m37733mhbxxxfp except that the built-in rom is prom. (refer to the basic function blocks description.) for program development, the M37733EHBFS with erasable rom that is housed in a windowed ceramic lcc is also provided. features l number of basic instructions .................................................. 103 l memory size prom ............................................. 124 kbytes ram ................................................ 3968 bytes l instruction execution time the fastest instruction at 25 mhz frequency ...................... 160 ns l single power supply ...................................................... 5 v 10% l low power dissipation (at 25 mhz frequency) ............................................47.5 mw (typ.) l interrupts ............................................................ 19 types, 7 levels l multiple-function 16-bit timer ................................................. 5 + 3 l serial i/o (uart or clock synchronous) ..................................... 3 l 10-bit a-d converter ............................................ 8-channel inputs l watchdog timer l programmable input/output (ports p0, p1, p2, p3, p4, p5, p6, p7, p8) ............................... 68 l clock generating circuit ........................................ 2 circuits built-in application control devices for general commercial equipment such as office automation, office equipment, and so on. control devices for general industrial equipment such as communication equipment, and so on. note. do not use the windowed eprom version for mass production, because it is a tool for program development (for evaluation). pin configuration (top view) 1 preliminary notice: this is not a final specification. some parametric limits are subject to change. mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp p4 0 / hold p2 7 /a 23 /d 7 25 27 26 28 34 29 31 32 33 35 38 39 40 p7 0 /an 0 p6 7 /tb2 in / f sub p6 6 /tb1 in p6 5 /tb0 in p6 4 /i nt 2 p6 3 /i nt 1 p6 2 /i nt 0 p6 1 /ta4 in p6 0 /ta4 out p5 7 /ta3 in / ki 3 p5 6 /ta3 out / ki 2 p5 5 /ta2 in / ki 1 p5 4 /ta2 out / ki 0 p5 3 /ta1 in p5 2 /ta1 out p5 1 /ta0 in p5 0 /ta0 out 1 4 3 2 5 p8 4 / cts 1 / rts 1 p8 5 /clk 1 p8 6 /r x d 1 p8 7 /t x d 1 p0 0 / a 0 p0 1 / a 1 p0 2 / a 2 p0 3 / a 3 p0 4 / a 4 p0 5 / a 5 p0 6 /a 6 p0 7 /a 7 p1 0 /a 8 /d 8 p1 1 /a 9 /d 9 p1 2 /a 10 /d 10 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 80 79 78 77 76 75 74 73 72 71 69 67 66 65 70 outline 80p6n-a p1 3 /a 11 /d 11 p1 4 /a 12 /d 12 p1 5 /a 13 /d 13 p1 6 /a 14 /d 14 p1 7 /a 15 /d 15 p2 0 /a 16 /d 0 p2 1 /a 17 /d 1 p2 2 /a 18 /d 2 p2 3 /a 19 /d 3 43 42 41 22 23 24 p4 1 / rdy p4 7 p4 6 p4 5 p4 4 p4 3 p4 2 / f 1 p7 4 /an 4 /rxd 2 p7 3 /an 3 /clk 2 p7 2 /an 2 /cts 2 p7 1 /an 1 p7 5 /an 5 / ad trg /txd 2 p7 6 /an 6 /xc out p7 7 /an 7 /xc in v ss av ss v ref av cc v cc p8 0 /cts 0 /rts 0 / clks 1 p8 1 /clk 0 p8 2 /r x d 0 /clks 0 p8 3 /t x d 0 reset x out p3 2 / ale p3 0 / r/w p3 1 / bhe cnv ss v ss byte x in p2 6 /a 22 /d 6 p2 5 /a 21 /d 5 p2 4 /a 20 /d 4 e p3 3 / hlda 6 8 37 36 30 m37733ehbxxxfp
2 mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp preliminary notice: this is not a final specification. some parametric limits are subject to change. m37733ehbxxxfp block diagram x in x out e reset reset input v ref p8(8) p7(8) p5(8) p6(8) p4(8) p3(4) p2(8) p1(8) cnvss byte p0(8) uart1(9) uart0(9) av ss (0v) av cc (0v) v ss v cc a-d converter(10) x cin x cout x cin x cout clock input clock output enable output reference voltage input external data bus width selection input clock generating circuit instruction register(8) arithmetic logic unit(16) accumulator a(16) accumulatcr b(16) index register x(16) index register y(16) stack pointer s(16) direct page register dpr(16) processor status register ps(11) input butter register ib(16) data bank register dt(8) program bank register pg(8) program counter pc(16) incrementer/decrementer(24) data address register da(24) program address register pa(24) incrementer(24) instruction queue buffer q 2 (8) instruction queue buffer q 1 (8) instruction queue buffer q 0 (8) data buffer db l (8) data buffer db h (8) prom 124 kbytes ram 3968 bytes timer ta3(16) timer ta4(16) timer ta2(16) timer ta1(16) timer ta0(16) watchdog timer timer tb2(16) timer tb1(16) timer tb0(16) address bus data bus(odd) data bus(even) input/output port p8 input/output port p7 input/output port p6 input/output port p5 input/output port p4 input/output port p3 input/output port p2 input/output port p1 input/output port p0 uart2(9)
3 preliminary notice: this is not a final specification. some parametric limits are subject to change. mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp functions of m37733ehbxxxfp memory size input/output ports parameter functions number of basic instructions 103 instruction execution time 160 ns (the fastest instruction at external clock 25 mhz frequency) prom 124 kbytes ram 3968 bytes p0 C p2, p4 C p8 8-bit 5 8 p3 4-bit 5 1 ta0, ta1, ta2, ta3, ta4 16-bit 5 5 tb0, tb1, tb2 16-bit 5 3 serial i/o (uart or clock synchronous serial i/o) 5 3 a-d converter 10-bit 5 1 (8 channels) watchdog timer 12-bit 5 1 3 external types, 16 internal types each interrupt can be set to the priority level (0 C 7.) 2 circuits built-in (externally connected to a ceramic resonator or a quartz-crystal oscillator) supply voltage 5 v 10% power dissipation 47.5 mw (at external clock 25 mhz frequency) input/output voltage 5 v output current 5 ma memory expansion maximum 16 mbytes operating temperature range C20 to 85 c device structure cmos high-performance silicon gate process m37733ehbxxxfp 80-pin plastic molded qfp (80p6n-a) M37733EHBFS 80-pin ceramic lcc (with a window) (80d0) interrupts clock generating circuit multi-function timers input/output characteristic package
4 mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp preliminary notice: this is not a final specification. some parametric limits are subject to change. pin name input/output functions vcc, power source apply 5 v 10% to vcc and 0 v to vss. vss cnvss cnvss input input this pin controls the processor mode. connect to vss for the single-chip mode and the memory expansion mode, and to vcc for the microprocessor mode. _____ reset reset input input when l level is applied to this pin, the microcomputer enters the reset state. these are pins of main-clock generating circuit. connect a ceramic resonator or a quartz- crystal oscillator between x in and x out . when an external clock is used, the clock source should be connected to the x in pin, and the x out pin should be left open. _ e enable output output this pin functions as the enable signal output pin which indicates the access status in the internal _ bus. when output level of e signal is l, data/instruction read or data write is performed. byte external data input in the memory expansion mode or the microprocessor mode, this pin determines whether the bus width external data bus has an 8-bit width or a 16-bit width. the data bus has a 16-bit width when l selection input signal is input and an 8-bit width when h signal is input. avcc, analog power power source input pin for the a-d converter. externally connect avcc to vcc and avss to vss. avss source input v ref reference input this is reference voltage input pin for the a-d converter. voltage input p0 0 C p0 7 i/o port p0 i/o in the single-chip mode, port p0 becomes an 8-bit i/o port. an i/o direction register is available so that each pin can be programmed for input or output. these ports are in the input mode when reset. in the memory expansion mode or the microprocessor mode, these pins output address (a 0 C a 7 ). p1 0 C p1 7 i/o port p1 i/o in the single-chip mode, these pins have the same functions as port p0. when the byte pin is set to l in the memory expansion mode or the microprocessor mode and external data bus has a 16-bit width, high-order data (d 8 C d 15 ) is input/output or an address (a 8 C a 15 ) is output. when the byte pin is h and an external data bus has an 8-bit width, only address (a 8 C a 15 ) is output. p2 0 C p2 7 i/o port p2 i/o in the single-chip mode, these pins have the same functions as port p0. in the memory expansion mode or the microprocessor mode, low-order data (d 0 C d 7 ) is input/output or an address (a 0 C a 7 ) is output . p3 0 C p3 3 i/o port p3 i/o in the single-chip mode, these pins have the same function as port p0. in the memory expansion __ ____ _____ mode or the microprocessor mode, r/ w , bhe , ale, and hlda signals are output. p4 0 C p4 7 i/o port p4 i/o in the single-chip mode, these pins have the same functions as port p0. in the memory expansion _____ ____ mode or the microprocessor mode, p4 0 , p4 1 , and p4 2 become hold and rdy input pins, and a clock f 1 output pin, respectively. functions of the other pins are the same as in the single-chip mode. however, in the memory expansion mode, p4 2 can be selected as an i/o port. p5 0 C p5 7 i/o port p5 i/o in addition to having the same functions as port p0 in the single-chip mode, these pins also __ __ function as i/o pins for timers a0 to a3 and input pins for key input interrupt input ( ki 0 C ki 3 ). p6 0 C p6 7 i/o port p6 i/o in addition to having the same functions as port p0 in the single-chip mode, these pins also ____ ____ function as i/o pins for timer a4, input pins for external interrupt input ( int 0 C int 2 ) and input pins for timers b0 to b2. p6 7 also functions as sub-clock f sub output pin. p7 0 C p7 7 i/o port p7 i/o in addition to having the same functions as port p0 in the single-chip mode, these pins function as input pins for a-d converter. p7 2 to p7 5 also function as i/o pins for uart2. additionally, p7 6 and p7 7 have the function as the output pin (x cout ) and the input pin (x cin ) of the sub-clock (32 khz) oscillation circuit, respectively. when p7 6 and p7 7 are used as the x cout and x cin pins, connect a resonator or an oscillator between the both. p8 0 C p8 7 i/o port p8 i/o in addition to having the same functions as port p0 in the single-chip mode, these pins also function as i/o pins for uart 0 and uart 1. pin description x out clock output output x in clock input input
5 preliminary notice: this is not a final specification. some parametric limits are subject to change. mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp pin description (eprom mode) functions supply 5v10% to v cc and 0v to v ss . connect to v pp when programming or verifing. connect to v pp when programming or verifing. connect to v ss . connect a ceramic resonator between x in and x out . keep open. connect av cc to v cc and av ss to v ss . connect to v ss . port p0 functions as the lower 8 bits address input (a 0 C a 7 ). port p1 functions as the higher 8 bits address input (a 8 C a 15 ). port p2 functions as the 8 bits data input/output (d 0 C d 7 ). p3 0 functions as the most significant bit address input (a 16 ). connect to v ss . connect to v ss . _____ ___ ___ p5 0 , p5 1, and p5 2 function as pgm , oe, and ce input pins respectively. connect p5 3 , p5 4 , p5 5, and p5 6 to v cc . connect p5 7 to v ss . connect to v ss . connect to v ss . connect to v ss . input/output input input input input output output input input input i/o input input input input input input input name power supply v pp input v pp input reset input clock input clock output enable output analog supply input reference voltage input address input (a 0 C a 7 ) address input (a 8 C a 15 ) data i/o (d 0 C d 7 ) address input (a 16 ) input port p3 input port p4 control signal input input port p6 input port p7 input port p8 pin v cc , v ss cnv ss byte _____ reset x in x out _ e av cc , av ss v ref p0 0 C p0 7 p1 0 C p1 7 p2 0 C p2 7 p3 0 p3 1 C p3 3 p4 0 C p4 7 p5 0 C p5 7 p6 0 C p6 7 p7 0 C p7 7 p8 0 C p8 7
6 mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp preliminary notice: this is not a final specification. some parametric limits are subject to change. basic function blocks the m37733ehbxxxfp has the same functions as the m37733mhbxxxfp except for the following: (1) the built-in rom is prom. (2) the status of bit 3 of the oscillation circuit control register 1 (address 6f 16 ) at a reset is different. (3) the usage condition of bit 3 of the oscillation circuit control register 1 is different. accordingly, refer to the basic function blocks description in the m37733mhbxxxfp except for figure 1 (bit configuration of the oscillation circuit control register 1) and figure 3 (microcomputer internal status during reset). in the m37733ehbxxxfp, bit 3 of the oscillation circuit control register 1 must be 1. (refer to figure 1.) the status of this bit at a reset is 1. fig. 2 how to write data in oscillation circuit control register 1 (identical with figure 64 in data sheet m37733mhbxxxfp) writing data ?0 16 ?(ldm instruction) reset clock prescaler writing data ?5 16 ?(ldm instruction) writing data ?y 16 ?(ldm instruction) cc 2 to cc 0 selection bits ?how to reset clock prescaler ?how to write in cc 2 to cc 0 selection bits note. ??is the sum of bits to be set. for example, when setting bits 2 and 1 to ?? ??becomes ?? next instruction note. write to the oscillation circuit control register 1 as the flow shown in figure 2. oscillation circuit control register 1 main clock division selection bit 0 : main clock is divided by 2. 1 : main clock is not divided by 2. main clock external input selection bit 0 : main-clock oscillation circuit is operating by itself. watchdog timer is used at returning from stp state. 1 : main-clock is input externally. watchdog timer is not used at returning from stp state. sub clock external input selection bit 0 : sub-clock oscillation circuit is operating by itself. port p7 6 functions as x cout pin. watchdog timer is used at returning from stp state. 1 : sub-clock is input externally. port p7 6 functions as i/o port. watchdog timer is not used at returning from stp state. 1 : always ??(??at reset) 0 : always ??(however, writing data ?5 16 ?shown in figure 2 is possible.) clock prescaler reset bit address 6f 16 cc 0 cc 1 cc 2 0 76543210 1 fig. 1 bit configuration of oscillation circuit control register 1 (corresponding to figure 63 in data sheet m37733mhbxxxfp)
7 preliminary notice: this is not a final specification. some parametric limits are subject to change. mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp fig. 3 microcomputer internal status during reset address 00 16 00 00 00 16 00 16 00 16 00 16 00 16 00 16 0 11 00 00 0 0 ??? 00 16 00 16 0 00 00 00 00 00 00 00 00 10 00 00 10 00 00 10 10 00 16 000 0 0 00 16 00 16 00 16 00 16 00 16 00 16 0 001 00 0 0 001 001 00 0 0 00 0 0 0 00 16 (04 16 ) (05 16 ) (08 16 ) (09 16 ) (0c 16 ) (0d 16 ) (10 16 ) (11 16 ) (14 16 ) (1e 16 ) (1f 16 ) (30 16 ) (38 16 ) (34 16 ) (3c 16 ) (35 16 ) (3d 16 ) (40 16 ) (42 16 ) (44 16 ) (56 16 ) (57 16 ) (58 16 ) (59 16 ) (5a 16 ) (5b 16 ) (5c 16 ) (5d 16 ) (5e 16 ) (5f 16 ) port p0 direction register port p1 direction register port p2 direction register port p3 direction register port p4 direction register port p5 direction register port p6 direction register port p7 direction register port p8 direction register a-d control register 0 a-d control register 1 uart 0 transmit/receive mode register uart 1 transmit/receive control register 1 uart 1 transmit/receive mode register uart 0 transmit/receive control register 0 uart 1 transmit/receive control register 0 uart 0 transmit/receive control register 1 count start flag one- shot start flag up-down flag timer a0 mode register timer a1 mode register timer a2 mode register timer a3 mode register timer a4 mode register timer b0 mode register timer b1 mode register timer b2 mode register processor mode register 0 processor mode register 1 address (60 16 ) (7f 16 ) (6c 16 ) (6d 16 ) (6e 16 ) (6f 16 ) (70 16 ) (71 16 ) (72 16 ) (73 16 ) (74 16 ) (75 16 ) (76 16 ) (77 16 ) (78 16 ) (79 16 ) (7a 16 ) (7b 16 ) (7c 16 ) (7d 16 ) (7e 16 ) watchdog timer register oscillation circuit control register 0 port function control register serial transmit control register oscillation circuit control register 1 a-d/uart2 trans./rece. interrupt control register uart 0 transmission interrupt control register uart 0 receive interrupt control register uart 1 transmission interrupt control register uart 1 receive interrupt control register timer a0 interrupt control register timer b2 interrupt control register timer a1 interrupt control register timer a2 interrupt control register timer a3 interrupt control register timer a4 interrupt control register timer b0 interrupt control register timer b1 interrupt control register processor status register (ps) program bank register (pg) program counter (pc h ) program counter (pc l ) direct page register (dpr) data bank register (dt) int 0 interrupt control register 0 0 0 contents of other registers and ram are undefined during reset. initialize them by software. ? 0 0 0 00 00 0 ? 001 000 000 000 000 1?? 0 1 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0 0 0 0 00 00 0 0 0 00 16 00 16 content of ffff 16 content of fffe 16 0000 16 fff 16 0 0 0 0 0 0 int 1 interrupt control register int 2 /key input interrupt control register 00 16 0 01 0 00 00 (61 16 ) (63 16 ) (64 16 ) (68 16 ) watchdog timer frequency selection flag memory allocation control register uart2 transmit/receive mode register uart2 transmit/receive control register 0 0 0 0 001 0 00 0 00 0 0 (69 16 ) uart2 transmit/receive control register 1 0 000 0 00 000 1 0 010 0 00 0 00 16 0
8 mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp preliminary notice: this is not a final specification. some parametric limits are subject to change. eprom mode the m37733ehbxxxfp features an eprom mode in addition to its _____ normal modes. when the reset signal level is l, the chip automatically enters the eprom mode. table 1 list the correspondence between pins and figure 4 shows the pin connections in the eprom mode. the eprom mode is the 1m mode for the eprom that is equivalent to the m5m27c101k. when in the eprom mode, ports p0, p1, p2, p3 0 , p5 0 , p5 1 , p5 2 , cnv ss , and byte are used for the eprom (equivalent to the m5m27c101k). when in this mode, the built-in prom can be programmed or read from using these pins in the same way as with the m5m27c101k. this chip does not have device identifier mode, so that set the corresponding program algorithm. the program area should specify address 01000 16 C 1ffff 16 . connect the clock which is either ceramic resonator or external clock to x in pin and x out pin. table 1 pin function in eprom mode v cc v pp v ss address input data i/o ___ ce ___ oe _____ pgm m37733ehbxxxfp v cc cnv ss , byte v ss ports p0, p1, p3 0 port p2 p5 2 p5 1 p5 0 m5m27c101k v cc v pp v ss a 0 C a 16 d 0 C d 7 ___ ce ___ oe _____ pgm
9 preliminary notice: this is not a final specification. some parametric limits are subject to change. mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp fig. 4 pin connection in eprom mode outline 80p6n-a ] : connect to ceramic oscillation circuit. : it is used in the eprom mode. v cc ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? p2 3 /a 19 /d 3 p2 2 /a 18 /d 2 p2 1 /a 17 /d 1 p2 0 /a 16 /d 0 p1 7 /a 15 /d 15 p1 6 /a 14 /d 14 p1 5 /a 13 /d 13 p1 4 /a 12 /d 12 p1 3 /a 11 /d 11 p1 2 /a 10 /d 10 p1 1 /a 9 /d 9 p1 0 /a 8 /d 8 p0 7 /a 7 p0 6 /a 6 p0 5 /a 5 p0 4 /a 4 p0 3 /a 3 p0 2 /a 2 p0 1 /a 1 p0 0 /a 0 p8 7 /t x d 1 p8 6 /r x d 1 p8 5 /clk 1 p8 4 / cts 1 / rts 1 ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? ? p6 7 /tb2 in / f sub p6 6 /tb1 in p6 5 /tb0 in p6 4 / int 2 p6 3 / int 1 p6 2 / int 0 p6 1 /ta4 in p6 0 /ta4 out p5 7 /ta3 in / ki 3 p5 6 /ta3 out / ki 2 p5 5 /ta2 in / ki 1 p5 4 /ta2 out / ki 0 p5 3 /ta1 in p5 2 /ta1 out p5 1 /ta0 in p5 0 /ta0 out p4 7 p4 6 p4 5 p4 4 p4 3 p4 1 / rdy p7 0 /an 0 ? p2 4 /a 20 /d 4 ? p2 5 /a 21 /d 5 ? p2 6 /a 22 /d 6 ? p2 7 /a 23 /d 7 ? p3 0 /r/ w ? p3 1 / bhe ? p3 2 /ale ? p3 3 / hlda v ss ? e ? x out ? x in ? reset cnv ss ? byte ? p4 0 / hold ? p8 3 /t x d 0 ? p8 2 /r x d 0 /clks 0 ? p8 1 /clk 0 ? p8 0 / cts 0 / rts 0 /clks 1 v cc av cc ? v ref av ss v ss ? p7 7 /an 7 /x cin ? p7 6 /an 6 /x cout ? p7 5 /an 5 / ad trg /t x d 2 ? p7 4 /an 4 /r x d 2 ? p7 3 /an 3 /clk 2 ? p7 2 /an 2 / cts 2 ? p7 1 /an 1 v ss a 0 a 1 a 2 a 3 a 4 a 5 a 6 a 7 a 8 a 9 a 10 a 11 a 12 a 13 a 14 a 15 d 0 d 1 d 2 d 3 d 4 d 5 d 6 d 7 v pp ce oe pgm ? y ? t * 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 m37733ehbxxxfp f 1 p4 2 / a 16
10 mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp preliminary notice: this is not a final specification. some parametric limits are subject to change. function in eprom mode 1m mode (equivalent to the m5m27c101k) reading ___ ___ to read the eprom, set the ce and oe pins to a l level. input the address of the data (a 0 C a 16 ) to be read, and the data will be output to the i/o pins d 0 C d 7 . the data i/o pins will be floating when either __ __ the ce or oe pins are in the h state. programming programming must be performed in 8 bits by a byte program. to ___ ___ program to the eprom, set the ce pin to a l level and the oe pin to a h level. the cpu will enter the programming mode when 12.5 v is applied to the v pp pin. the address to be programmed to is selected with pins a 0 C a 16 , and the data to be programmed is input to pins d 0 _____ C d 7 . set the pgm pin to a l level to being programming. erasing to erase data on this chip, use an ultraviolet light source with a 2537 angstrom wave length. the minimum radiation power necessary for erasing is 15 j/cm 2 . programming operation to program the m37733ehbxxxfp, first set v cc = 6 v, v pp = 12.5 v, and set the address to 01000 16 . apply a 0.2 ms programming pulse, check that the data can be read, and if it cannot be read ok, repeat the procedure, applying a 0.2 ms programming pulse and checking that the data can be read until it can be read ok. record the accumulated number of pulse applied (x) before the data can be read ok, and then write the data again, applying a further once this number of pulses (0.2 5 x ms). when this series of programming operations is complete, increment the address, and continue to repeat the procedure above until the last address has been reached. finally, when all addresses have been programmed, read with v cc = v pp = 5 v (or v cc = v pp = 5.5 v). table 2. i/o signal in each mode read-out output disable programming programming verify program disable v il v il v ih v il v il v ih v il v ih x v ih v il v ih x x x v il v ih v ih 5 v 5 v 5 v 12.5 v 12.5 v 12.5 v 5 v 5 v 5 v 6 v 6 v 6 v output floating floating input output floating ___ ce ___ oe _____ pgm v pp v cc data i/o mode pin note 1 : an x indicates either v il or v ih . programming operation (equivalent to the m5m27c101k) ac electrical characteristics (t a = 25 5 c, v cc = 6 v 0.25 v, v pp = 12.5 0.3 v, unless otherwise noted) address setup time ___ oe setup time data setup time address hold time data hold time output enable to output float delay v cc setup time v pp setup time _____ pgm pulse width _____ pgm over program pulse width ___ ce setup time __ data valid from oe m s m s m s m s m s ns m s m s ms ms m s ns t as t oes t ds t ah t dh t dfp t vcs t vps t pw t opw t ces t oe min. 2 2 2 0 2 0 2 2 0.19 0.19 2 typ. 0.2 max. 130 0.21 5.25 150 symbol parameter test conditions limits unit
11 preliminary notice: this is not a final specification. some parametric limits are subject to change. mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp t dfp t ah t dh t ds t as t vps t vcs t ces t pw t opw t oes t oe data set data output valid program verify v ih v il v ih /v oh v il /v ol v pp v cc v cc +1 v cc v ih v il v ih v il v ih v il address data v pp v cc ce pgm oe ac waveforms programming algorithm flow chart start addr=first location v cc =6.0 v v pp =12.5 v x=0 program one pulse of 0.2 ms x=x+1 x=25? verify byte last addr? v cc =v pp =*5.0 v device passed program pulse of 0.2x ms duration verify all byte fail fail device failed fail device failed yes pass yes increment addr no verify byte pass pass no *4.5 v v cc = v pp 5.5 v test conditions for a.c. characteristics input voltage : v il = 0.45 v, v ih = 2.4 v input rise and fall times (10 % C 90 %) : 20 ns reference voltage at timing measurement : input, output l = 0.8 v, h = 2 v
12 mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp preliminary notice: this is not a final specification. some parametric limits are subject to change. safety instructions (1) sunlight and fluorescent lamp contain light that can erase written information. when using in read mode, be sure to cover the transparent glass portion with a seal or other materials (ceramic package product). (2) mitsubishi electric corp. provides the seal for covering the transparent glass. take care that the seal does not touch the read pins (ceramic package product). (3) clean the transparent glass before erasing. fingers fat and paste disturb the passage of ultraviolet rays and may affect badly the erasure capability (ceramic package product). (4) a high voltage is used for programming. take care that over- voltage is not applied. take care especially at power on. (5) the programmable m37733ehbfp that is shipped in blank is also provided. for the m37733ehbfp, mitsubishi electric corp. does not perform prom programming test and screening following the assembly processes. to improve reliability after programming, performing programming and test according to the flow below before use is recommended. addressing modes the m37733ehbxxxfp has 28 powerful addressing modes. refer to the 7700 family software manual for the details. machine instruction list the m37733ehbxxxfp has 103 machine instructions. refer to the 7700 family software manual for the details. data required for prom ordering please send the following data for writing to prom. (1) m37733ehbxxxfp writing to prom order confirmation form (2) 80p6n mark specification form (3) rom data (eprom 3 sets) programming with prom programmer function check in target device verify test with prom programmer caution : never expose to 150 c exceeding 100 hours. screening (leave at 150 c for 40 hours) (caution)
13 preliminary notice: this is not a final specification. some parametric limits are subject to change. mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp symbol parameter conditions ratings unit vcc power source voltage C0.3 to +7 v avcc analog power source voltage C0.3 to +7 v v i _____ input voltage reset , cnvss, byte C0.3 to +12 (note) v input voltage p0 0 C p0 7 , p1 0 C p1 7 , p2 0 C p2 7 , p3 0 C p3 3, p4 0 C p4 7 , p5 0 C p5 7 , p6 0 C p6 7 , p7 0 C p7 7 , p8 0 C p8 7 , v ref , x in output voltage p0 0 C p0 7 , p1 0 C p1 7 , p2 0 C p2 7 , p3 0 C p3 3, p4 0 C p4 7 , p5 0 C p5 7 , p6 0 C p6 7 , p7 0 C p7 7 , p8 0 C p8 7, _ x out , e p d power dissipation ta = 25 c 300 mw t opr operating temperature C20 to +85 c t stg storage temperature C40 to +150 c v i v o absolute maximum ratings C0.3 to vcc + 0.3 v C0.3 to vcc + 0.3 v note. when the eprom is programmed, input voltage of pins cnvss and byte is 13 v respectively. notes 1. average output current is the average value of a 100 ms interval. 2. the sum of i ol(peak) for ports p0, p1, p2, p3, and p8 must be 80 ma or less, the sum of i oh(peak) for ports p0, p1, p2, p3, and p8 must be 80 ma or less, the sum of i ol(peak) for ports p4, p5, p6, and p7 must be 100 ma or less, and the sum of i oh(peak) for ports p4, p5, p6, and p7 must be 80 ma or less. 3. limits v ih and v il for x cin are applied when the sub clock external input selection bit = 1. 4. the maximum value of f(x in ) = 12.5 mhz when the main clock division selection bit = 1. limits min. typ. max. f(x in ) : operating 4.5 5.0 5.5 f(x in ) : stopped, f(x cin ) = 32.768 khz 2.7 5.5 avcc analog power source voltage vcc v vss power source voltage 0v avss analog power source voltage 0 v high-level input voltage p0 0 C p0 7 , p3 0 C p3 3 , p4 0 C p4 7 , p5 0 C p5 7 , p6 0 C p6 7 , _______ p7 0 C p7 7 , p8 0 C p8 7 , x in , reset , cnvss, byte, x cin (note 3) high-level input voltage p1 0 C p1 7 , p2 0 C p2 7 (in single-chip mode) high-level input voltage p1 0 C p1 7 , p2 0 C p2 7 (in memory expansion mode and microprocessor mode) low-level input voltage p0 0 C p0 7 , p3 0 C p3 3 , p4 0 C p4 7 , p5 0 C p5 7 , p6 0 C p6 7 , _______ p7 0 C p7 7 , p8 0 C p8 7 , x in , reset , cnvss, byte, x cin (note 3) low-level input voltage p1 0 C p1 7 , p2 0 C p2 7 (in single-chip mode) low-level input voltage p1 0 C p1 7 , p2 0 C p2 7 (in memory expansion mode and microprocessor mode) high-level peak output current p0 0 C p0 7 , p1 0 C p1 7 , p2 0 C p2 7 , p3 0 C p3 3 , p4 0 C p4 7 , p5 0 C p5 7 , p6 0 C p6 7 , p7 0 C p7 7 , p8 0 C p8 7 high-level average output current p0 0 C p0 7 , p1 0 C p1 7 , p2 0 C p2 7 , p3 0 C p3 3 , p4 0 C p4 7 , p5 0 C p5 7 , p6 0 C p6 7 , p7 0 C p7 7 , p8 0 C p8 7 low-level peak output current p0 0 C p0 7 , p1 0 C p1 7 , p2 0 C p2 7 , p3 0 C p3 3 , p4 0 C p4 3 , p5 4 C p5 7 , p6 0 C p6 7 , p7 0 C p7 7 , p8 0 C p8 7 low-level peak output current p4 4 C p4 7 , p5 0 C p5 3 low-level average output current p0 0 C p0 7 , p1 0 C p1 7 , p2 0 C p2 7 , p3 0 C p3 3 , p4 0 C p4 3 , p5 4 C p5 7 , p6 0 C p6 7 , p7 0 C p7 7 , p8 0 C p8 7 i ol(avg) low-level average output current p4 4 C p4 7 , p5 0 C p5 3 15 ma f(x in ) main-clock oscillation frequency (note 4) 25 mhz f(x cin) sub-clock oscillation frequency 32.768 50 khz unit symbol parameter recommended operating conditions (vcc = 5 v 10%, ta = C20 to +85 c, unless otherwise noted) v vcc power source voltage 0.8 vcc 0.8 vcc 0.5 vcc 0 0 0 vcc vcc vcc 0.2vcc 0.2vcc 0.16vcc C10 C5 10 20 5 v v v v v v ma ma ma ma ma v ih v ih v ih v il v il v il i oh(peak) i oh(avg) i ol(peak) i ol(peak) i ol(avg)
14 mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp preliminary notice: this is not a final specification. some parametric limits are subject to change. limits min. typ. max. high-level output voltage p0 0 C p0 7 , p1 0 C p1 7 , p2 0 C p2 7 , v oh p3 3 , p4 0 C p4 7 , p5 0 C p5 7 ,i oh = C10 ma 3 v p6 0 C p6 7 , p7 0 C p7 7 , p8 0 C p8 7 high-level output voltage p0 0 C p0 7 , p1 0 C p1 7 , p2 0 C p2 7 , p3 3 i oh = C10 ma 3.1 i ch = C400 m a 4.8 i oh = C10 ma 3.4 i oh = C400 m a 4.8 low-level output voltage p0 0 C p0 7 , p1 0 C p1 7 , p2 0 C p2 7 , v ol p3 3 , p4 0 C p4 3 , p5 4 C p5 7 ,i ol = 10 ma 2 v p6 0 C p6 7 , p7 0 C p7 5 , p8 0 C p8 7 v ol low-level output voltage p4 4 C p4 7 , p5 0 C p5 3 i ol = 20 ma 2 v low-level output voltage p0 0 C p0 7 , p1 0 C p1 7 , p2 0 C p2 7 , p3 3 i ol = 10 ma 1.9 i ol = 2 ma 0.43 i ol = 10 ma 1.6 i ol = 2 ma 0.4 hysteresis ______ ____ hold , rdy , ta0 in C ta4 in , tb0 in C tb2 in , v t+ C v tC ___ ___ ____ ___ ___ ___ int 0 C int 2 , ad trg , cts 0 , cts 1 , cts 2 , clk 0 , 0.4 1 v __ __ clk 1 , clk 2 , ki 0 C ki 3 v t+ C v tC _____ hysteresis reset 0.2 0.5 v v t+ C v tC hysteresis x in 0.1 0.4 v v t+ C v tC hysteresis x cin (when external clock is input) 0.1 0.4 v high-level input current p0 0 C p0 7 , p1 0 C p1 7 , p2 0 C p2 7 , p3 0 C p3 3 , p4 0 C p4 7 , p5 0 C p5 7 , p6 0 C p6 7 , p7 0 C p7 7 , _____ p8 0 C p8 7 , x in , reset , cnvss, byte low-level input current p0 0 C p0 7 , p1 0 C p1 7 , p2 0 C p2 7 , p3 0 C p3 3 , p4 0 C p4 7 , p5 0 C p5 3 , p6 0 , p6 1 , p6 5 C p6 7 , _____ p7 0 C p7 7 , p8 0 C p8 7 , x in, reset , cnvss, byte v i = 0 v, without a pull-up transistor v i = 0 v, with a pull-up transistor v ram ram hold voltage when clock is stopped. 2v v oh high-level output voltage _ e unit electrical characteristics (vcc = 5 v, vss = 0 v, ta = C20 to 85 c, f(x in ) = 25 mhz, unless otherwise noted) v v v ol _ low-level output voltage e v ol low-level output voltage p3 0 C p3 2 v oh high-level output voltage p3 0 C p3 2 symbol parameter test conditions v oh v ol i ih i il v i = 0 v v i = 5 v i oh = C400 m a 4.7 5 C5 C5 C1.0 C0.5 C0.25 v 0.45 v v v m a m a m a ma i ol = 2 ma i il low-level input current p5 4 C p5 7 , p6 2 C p6 4
15 preliminary notice: this is not a final specification. some parametric limits are subject to change. mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp v cc = 5 v, f(x in ) = 25 mhz (square waveform), (f(f 2 ) = 12.5 mhz), f(x cin ) = 32.768 khz, in operating (note 1) v cc = 5 v, f(x in ) = 25 mhz (square waveform), (f(f 2 ) = 1.5625 mhz), f(x cin ) = stopped, in operating (note 1) v cc = 5v, f(x in ) = 25 mhz (square waveform), f(x cin ) = 32.768 khz, when a wit instruction is executed (note 2) v cc = 5 v, f(x in ) : stopped, f(x cin ) : 32.768 khz, in operating (note 3) v cc = 5 v, f(x in ) : stopped, f(x cin ) : 32.768 khz, when a wit instruction is executed (note 4) ta = 25 c, when clock is stopped ta = 85 c, when clock is stopped electrical characteristics (vcc = 5 v, vss = 0 v, ta = C20 to 85 c, unless otherwise noted) max. limits typ. unit min. test conditions symbol parameter 9.5 1.3 10 50 5 20 2.6 19 100 10 1 ma ma m a m a m a m a m a power source current i cc in single-chip mode, output pins are open, and other pins are v ss . notes 1. this applies when the main clock external input selection bit = 1, the main clock division selection bit = 0, and the signal output stop bit = 1. 2. this applies when the main clock external input selection bit = 1 and the system clock stop bit at wait state = 1. 3. this applies when cpu and the clock timer are operating with the sub clock (32.768 khz) selected as the system clock. 4. this applies when the x cout drivability selection bit = 0 and the system clock stop bit at wait state = 1. 20 limits min. typ. max. resolution v ref = v cc 10 bits absolute accuracy v ref = v cc 3 lsb r ladder ladder resistance v ref = v cc 10 25 k w t conv conversion time 9.44 m s v ref reference voltage 2 v cc v v ia analog input voltage 0 v ref v symbol parameter test conditions unit aCd converter characteristics (v cc = av cc = 5 v, v ss = av ss = 0 v, ta = C20 to 85 c, f(x in ) = 25 mhz (note), unless otherwise noted) note. this applies when the main clock division selection bit = 0 and f(f 2 ) = 12.5 mhz.
16 mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp preliminary notice: this is not a final specification. some parametric limits are subject to change. limits min. max. t c external clock input cycle time (note 1) 40 ns t w(h) external clock input high-level pulse width (note 2) 15 ns t w(l) external clock input low-level pulse width (note 2) 15 ns t r external clock rise time 8ns t f external clock fall time 8ns timing requirements (v cc = 5 v 10%, v ss = 0 v, ta = C20 to 85 c, f(x in ) = 25 mhz, unless otherwise noted (note)) notes 1. this applies when the main clock division selection bit = 0 and f(f 2 ) = 12.5 mhz. 2. input signals rise/fall time must be 100 ns or less, unless otherwise noted. external clock input unit symbol parameter limits min. max. t su(p0dCe) port p0 input setup time 60 ns t su(p1dCe) port p1 input setup time 60 ns t su(p2d-e) port p2 input setup time 60 ns t su(p3dCe) port p3 input setup time 60 ns t su(p4dCe) port p4 input setup time 60 ns t su(p5dCe) port p5 input setup time 60 ns t su(p6dCe) port p6 input setup time 60 ns t su(p7dCe) port p7 input setup time 60 ns t su(p8dCe) port p8 input setup time 60 ns t h(eCp0d) port p0 input hold time 0ns t h(eCp1d) port p1 input hold time 0ns t h(eCp2d) port p2 input hold time 0ns t h(eCp3d) port p3 input hold time 0ns t h(eCp4d) port p4 input hold time 0ns t h(eCp5d) port p5 input hold time 0ns t h(eCp6d) port p6 input hold time 0ns t h(eCp7d) port p7 input hold time 0ns t h(eCp8d) port p8 input hold time 0ns unit symbol parameter single-chip mode limits min. max. t su(dCe) data input setup time 32 ns t su(rdyC f 1) ___ rdy input setup time 55 ns t su(holdC f 1) ____ hold input setup time 55 ns t h(eCd) data input hold time 0ns t h( f 1Crdy) ___ rdy input hold time 0ns t h( f 1Chold) ____ hold input hold time 0ns unit symbol parameter memory expansion mode and microprocessor mode notes 1. when the main clock division selection bit = 1, the minimum value of tc = 80 ns. 2. when the main clock division selection bit = 1, values of tw (h) / tc and tw (l) / tc must be set to values from 0.45 through 0.55.
17 preliminary notice: this is not a final specification. some parametric limits are subject to change. mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp limits min. max. t c(ta) tai in input cycle time 80 ns t w(tah) tai in input high-level pulse width 40 ns t w(tal) tai in input low-level pulse width 40 ns unit symbol parameter timer a input (count input in event counter mode) limits min. max. t c(ta) tai in input cycle time (note) 320 ns t w(tah) tai in input high-level pulse width (note) 160 ns t w(tal) tai in input low-level pulse width (note) 160 ns unit symbol parameter timer a input (gating input in timer mode) limits min. max. t c(ta) tai in input cycle time (note) 320 ns t w(tah) tai in input high-level pulse width 80 ns t w(tal) tai in input low-level pulse width 80 ns unit symbol parameter timer a input (external trigger input in one-shot pulse mode) limits min. max. t w(tah) tai in input high-level pulse width 80 ns t w(tal) tai in input low-level pulse width 80 ns unit symbol parameter timer a input (external trigger input in pulse width modulation mode) limits min. max. t c(up) tai out input cycle time 2000 ns t w(uph) tai out input high-level pulse width 1000 ns t w(upl) tai out input low-level pulse width 1000 ns t su(upCt in ) tai out input setup time 400 ns t h(t in Cup) tai out input hold time 400 ns unit symbol parameter timer a input (up-down input in event counter mode) unit symbol parameter timer a input (two-phase pulse input in event counter mode) limits min. max. t c(ta) taj in input cycle time 800 ns t su(taj in Ctaj out ) taj in input setup time 200 ns t su(taj out Ctaj in ) taj out input setup time 200 ns note. limits change depending on f(x in ). refer to data formulas on page 19. note. limits change depending on f(x in ). refer to data formulas on page 19.
18 mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp preliminary notice: this is not a final specification. some parametric limits are subject to change. limits min. max. t c(ck) clk i input cycle time 200 ns t w(ckh) clk i input high-level pulse width 100 ns t w(ckl) clk i input low-level pulse width 100 ns t d(cCq) t x d i output delay time 80 ns t h(cCq) t x d i hold time 0ns t su(dCc) r x d i input setup time 30 ns t h(cCd) r x d i input hold time 90 ns limits min. max. t c(tb) tbi in input cycle time (one edge count) 80 ns t w(tbh) tbi in input high-level pulse width (one edge count) 40 ns t w(tbl) tbi in input low-level pulse width (one edge count) 40 ns t c(tb) tbi in input cycle time (both edges count) 160 ns t w(tbh) tbi in input high-level pulse width (both edges count) 80 ns t w(tbl) tbi in input low-level pulse width (both edges count) 80 ns unit symbol parameter timer b input (count input in event counter mode) limits min. max. t c(tb) tbi in input cycle time (note) 320 ns t w(tbh) tbi in input high-level pulse width (note) 160 ns t w(tbl) tbi in input low-level pulse width (note) 160 ns unit symbol parameter timer b input (pulse period measurement mode) limits min. max. t c(tb) tbi in input cycle time (note) 320 ns t w(tbh) tbi in input high-level pulse width (note) 160 ns t w(tbl) tbi in input low-level pulse width (note) 160 ns unit symbol parameter timer b input (pulse width measurement mode) limits min. max. t c(ad) ____ ad trg input cycle time (minimum allowable trigger) 1000 ns t w(adl) ____ ad trg input low-level pulse width 125 ns unit symbol parameter a-d trigger input unit symbol parameter serial i/o limits min. max. t w(inh) ___ int i input high-level pulse width 250 ns t w(inl) ___ int i input low-level pulse width 250 ns t w(kil) __ ki i input low-level pulse width 250 ns unit symbol parameter limits min. max. t c(ck) clk i input cycle time 200 ns t w(ckh) clk i input high-level pulse width 100 ns t w(ckl) clk i input low-level pulse width 100 ns t d(cCq) t x d i output delay time 80 ns t h(cCq) t x d i hold time 0ns t su(dCc) r x d i input setup time 30 ns t h(cCd) r x d i input hold time 90 ns limits min. max. t c(tb) tbi in input cycle time (note) 320 ns t w(tbh) tbi in input high-level pulse width (note) 160 ns t w(tbl) tbi in input low-level pulse width (note) 160 ns unit symbol parameter timer b input (pulse width measurement mode) unit symbol parameter a-d trigger input unit symbol parameter serial i/o limits min. max. unit symbol parameter note. limits change depending on f(x in ). refer to data formulas on page 19. note. limits change depending on f(x in ). refer to data formulas on page 19. limits min. max. ____ ___ external interrupt int i input, key input interrupt ki i input
19 preliminary notice: this is not a final specification. some parametric limits are subject to change. mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp data formulas timer a input (gating input in timer mode) limits min. max. symbol parameter unit t c(ta) tai in input cycle time t w(tah) tai in input high-level pulse width t w ( tal ) tai in input low-level pulse width ns ns ns 8 5 10 9 2 f(f 2 ) timer a input (external trigger input in one-shot pulse mode) limits min. max. symbol parameter unit t c(ta) tai in input cycle time ns timer b input (in pulse period measurement mode or pulse width measurement mode) limits min. max. symbol parameter unit ns ns ns t c(tb) tbi in input cycle time t w(tbh) tbi in input high-level pulse width t w(tbl) tbi in input low-level pulse width 8 5 10 9 2 f(f 2 ) 4 5 10 9 2 f(f 2 ) 4 5 10 9 2 f(f 2 ) 8 5 10 9 2 f(f 2 ) 4 5 10 9 2 f(f 2 ) 4 5 10 9 2 f(f 2 ) note. f(f 2 ) represents the clock f 2 frequency. for the relation to the main clock and sub clock, refer to table 9 in data sheet m37733mhbxxxfp.
20 mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp preliminary notice: this is not a final specification. some parametric limits are subject to change. switching characteristics (v cc = 5 v 10%, v ss = 0 v, ta = C20 to 85c, f(x in ) = 25 mhz (note), unless otherwise noted) single-chip mode limits min. max. t d(eCp0q) port p0 data output delay time 80 ns t d(eCp1q) port p1 data output delay time 80 ns t d(eCp2q) port p2 data output delay time 80 ns t d(eCp3q) port p3 data output delay time 80 ns t d(eCp4q) port p4 data output delay time 80 ns t d(eCp5q) port p5 data output delay time 80 ns t d(eCp6q) port p6 data output delay time 80 ns t d(eCp7q) port p7 data output delay time 80 ns t d(eCp8q) port p8 data output delay time 80 ns unit fig. 5 measuring circuit for ports p0 C p8 and f 1 p 0 p 1 p 2 p 3 p 4 p 5 p 6 p 7 p 8 f 1 e 50 pf note. this applies when the main clock division selection bit = 0 and f(f 2 ) = 12.5 mhz. symbol parameter test conditions fig. 5
21 preliminary notice: this is not a final specification. some parametric limits are subject to change. mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp symbol parameter t d(eCdq) t h(eCdq) address output delay time address output delay time address hold time ale pulse width address output setup time address hold time ale output delay time memory expansion mode and microprocessor mode (v cc = 5 v 10%, v ss = 0 v, ta = 25 c, f(x in ) = 25 mhz (note 1), unless otherwise noted) limits wait mode min. max. test conditions unit 45 5 12 87 12 75 18 22 57 5 45 9 15 4 10 18 50 130 20 12 87 12 87 18 18 ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns t d(anCe) t d(aCe) t d(aleCe) t h(eCan) t w(ale) t su(aCale) t h(aleCa) t w(el) data output delay time data hold time _ e pulse width floating start delay time floating release delay time ___ bhe output delay time _ r/ w output delay time ___ bhe hold time _ r/ w hold time fig. 5 (note 2) f 1 output delay time t pxz(eCdz) t pzx(eCdz) t d(bheCe) t d(r/wCe) t h(eCbhe) t h(eCr/w) t d(eC f 1 ) t d( f 1 Chlda) 018 50 notes 1. this applies when the main clock division selection bit = 0 and f(f 2 ) = 12.5 mhz. 2. no wait : wait bit = 1. wait 1 : the external memory area is accessed with wait bit = 0 and wait selection bit = 1. wait 0 : the external memory area is accessed with wait bit = 0 and wait selection bit = 0. ____ hlda output delay time no wait wait 1 wait 0 no wait wait 1 wait 0 no wait wait 1 wait 0 no wait wait 1 wait 0 no wait wait 1 wait 0 no wait wait 1 wait 0 no wait wait 1 wait 0 no wait wait 1 wait 0 no wait wait 1 wait 0
22 mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp preliminary notice: this is not a final specification. some parametric limits are subject to change. address output delay time address output delay time address hold time ale pulse width address output setup time address hold time ale output delay time data output delay time data hold time _ e pulse width floating start delay time floating release delay time no wait wait 1 wait 0 memory expansion mode and microprocessor mode bus timing data formulas (v cc = 5 v 10%, v ss = 0 v, ta = C20 to 85 c, f(x in ) = 25 mhz (max., note 1), unless otherwise noted) 45 5 1 5 10 9 2 f(f 2 ) 3 5 10 9 2 f(f 2 ) 1 5 10 9 2 f(f 2 ) 3 5 10 9 2 f(f 2 ) 1 5 10 9 2 f(f 2 ) 1 5 10 9 2 f(f 2 ) 2 5 10 9 2 f(f 2 ) 1 5 10 9 2 f(f 2 ) 2 5 10 9 2 f(f 2 ) ns ns ns ns ns ns ns ns ns ns no wait wait 1 wait 0 no wait wait 1 wait 0 no wait wait 1 wait 0 no wait wait 1 wait 0 no wait wait 1 wait 0 no wait wait 1 wait 0 no wait wait 1 wait 0 1 5 10 9 2 f(f 2 ) ns ns ns ns ns ns 9 4 1 5 10 9 2 f(f 2 ) 1 5 10 9 2 f(f 2 ) 2 5 10 9 2 f(f 2 ) 4 5 10 9 2 f(f 2 ) ns ns 1 5 10 9 2 f(f 2 ) 1 5 10 9 2 f(f 2 ) 3 5 10 9 2 f(f 2 ) 1 5 10 9 2 f(f 2 ) 3 5 10 9 2 f(f 2 ) 1 5 10 9 2 f(f 2 ) 1 5 10 9 2 f(f 2 ) C 28 C 33 C 28 C 45 C 22 C 18 C 23 C 35 C 35 C 25 C 30 C 22 C 30 C 30 C 20 C 28 C 33 C 28 C 33 C 22 C 22 unit symbol parameter limits wait mode min. max. t d(anCe) t d(aCe) t h(eCan) t w(ale) t su(aCale) t h(aleCa) t d(aleCe) t d(eCdq) t h(eCdq) t w(el) t pxz(eCdz) t pzx(eCdz) no wait wait 1 wait 0 ___ bhe output delay time _ r/ w output delay time t d(bheCe) t d(r/wCe) t h(eCbhe) t h(eCr/w) t d(eC f 1) ___ bhe hold time 0 18 ns ns ns ns ns ns ns ns notes 1. this applies when the main-clock division selection bit = 0. 2. f(f 2 ) represents the clock f 2 frequency. for the relation to the main clock and sub clock, refer to table 9 in data sheet m37733mhbxxxfp. _ r/ w hold time f 1 output delay time
23 preliminary notice: this is not a final specification. some parametric limits are subject to change. mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp timing diagram t w(h) t d(e?0q) t d(e?2q) t d(e?3q) t d(e?4q) t d(e?5q) t d(e?6q) t d(e?7q) t d(e?8q) port p0 output port p0 input port p1 output port p1 input port p2 output port p2 input port p3 output port p3 input e x in port p4 output port p4 input port p5 output port p5 input port p6 output port p6 input port p7 output port p7 input port p8 output port p8 input t su(p0d?) t h(e?0d) t d(e?1q) t r t f t w(l) t c t su(p1d?) t h(e?1d) t su(p2d?) t h(e?2d) t su(p3d?) t h(e?3d) t su(p4d?) t h(e?4d) t su(p5d?) t h(e?5d) t su(p6d?) t h(e?6d) t su(p7d?) t h(e?7d) t su(p8d?) t h(e?8d)
24 mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp preliminary notice: this is not a final specification. some parametric limits are subject to change. tai in input tai out input t c(ta) t w(tah) t w(tal) t c(up) t w(uph) t w(upl) t h(t in ?p) t su(up? in ) tai out input (up-down input) tai in input (when count by falling) tai in input (when count by rising) in event counter mode taj in input taj out input t c(ta) t su(taj in ?aj out ) t su(taj in ?aj out ) t su(taj out ?aj in ) t su(taj out ?aj in ) in event counter mode (when two-phase pulse input is selected) t c(tb) t w(tbh) t w(tbl) tbi in input
25 preliminary notice: this is not a final specification. some parametric limits are subject to change. mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp t c(ad) t w(adl) t c(ck) t w(ckh) t w(ckl) t w(inl) t w(knl) t d(c?) t su(d?) t h(c?) t w(inh) ad trg input clk i txd i rxd i inti input kli input t h(c?)
26 mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp preliminary notice: this is not a final specification. some parametric limits are subject to change. memory expansion mode and microprocessor mode (when wait bit = ?? ( when wait bit = ?? (when wait bit = ??or ??in common) test conditions ?v cc = 5 v 10% ?input timing voltage : v il = 1.0 v, v ih = 4.0 v ?output timing voltage : v ol = 0.8 v, v oh = 2.0 v f 1 rdy input f 1 e rdy input f 1 hold input hlda output t su(rdy f 1 ) t h( f 1 ?dy) t su(rdy f 1 ) t h( f 1 ?dy) t su(hold f 1 ) t d( f 1 ?lda) t h( f 1 ?old) t d( f 1 ?lda) e
27 preliminary notice: this is not a final specification. some parametric limits are subject to change. mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp f 1 t d(e- f 1) t d(an-e) t w(ale) t d(ale-e) t su(a-ale) t d(a-e) t d(e-dq) t h(ale-a) t d(bhe-e) t h(e-bhe) t d(r/w-e) t h(e-r/w) t h(e-dq) t pxz(e-dz) t su(d-e) t h(e-d) t pzx(e-dz) t h(e-an) t d(e- f 1) t w(el) t w(h) e an ale am/dm dm in bhe r/ w address address address data data address address address t f t r t c t w(l) memory expansion mode and microprocessor mode (no wait : when wait bit = ?? test conditions v cc = 5 v ?10% output timing voltage : v ol = 0.8 v, v oh = 2.0 v data input dm in : v il = 0.8 v, v ih = 2.5 v x in
28 mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp preliminary notice: this is not a final specification. some parametric limits are subject to change. t w(ale) t c address t w(l) t w(h) t f t r memory expansion mode and microprocessor mode (wait 1 : the external memory area is accessed when wait bit = ??and wait selection bit = ??) address address t d(e f 1 ) t d(an?) t d(ale?) t su(aale) t h(ale?) t d(a?) t d(e?q) t h(e?) t pzx(e?z) t h(e?he) t su(de) test conditions ?vcc = 5 v 10% ?output timing voltage : v ol = 0.8 v, v oh = 2.0 v ?data input dm in : v il = 0.8 v, v ih = 2.5 v data address data t d(e f 1 ) address t pxz(e?z) t w(el) t h(e?n) t h(e?q) t h(e?/w) t d(r/w?) t d(bhe?) x in e an ale am/dm dm in bhe r /w f 1
29 preliminary notice: this is not a final specification. some parametric limits are subject to change. mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp t h(ale?) t d(ale?) t d(e?q) t w(l) t w(h) t f t c t r memory expansion mode and microprocessor mode (wait 0 : the external memory area is accessed when wait bit = ??and wait selection bit = ??) x in f 1 address address address address data an ale am/dm dm in r /w t d(an?) t w(ale) t su(a?le) t h(e?q) t d(a?) t pxz(e?z) t pzx(e?z) t h(e?) t su(d?) address data address test conditions ?vcc = 5 v 10% ?output timing voltage : v ol = 0.8 v, v oh = 2.0 v ?data input dm in : v il = 0.8 v, v ih = 2.5 v t d(e f 1 ) t d(e f 1 ) t d(r/w?) t h(e?/w) t w(el) t h(e?n) t d(bhe?) t h(e?he) e bhe
30 mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp preliminary notice: this is not a final specification. some parametric limits are subject to change. package outline
7700 family writing to prom order confirmation form single-chip 16-bit microcomputer m37733ehbxxxfp mitsubishi electric date: receipt gzzCsh00C80b<84a0> ( ) note : please fill in all items marked customer rom number supervisor company name date issued date: tel 1. confirmation specify the name of the product being ordered and the type o f eproms submitted. three sets of eproms are required for each pattern. if at least two of the three sets of eproms submitted contai n the identical data, we will produce writing to prom based on this data. we shall assume the responsibility for errors only if the written prom data on the products we produce differ from this d ata. thus, the customer must be especially careful in verifying t he data contained in the eproms submitted. checksum code for entire eprom areas eprom type : (1) set ff 16 in the shaded area. ( 2 ) address 0 16 to 0f 16 are the area for storing the data on model designation.this area must be written with the data shown below. address and data are written in hexadecimal notation. 0 3 7 5 2 f a e c b (hexadecimal notation) 27c201 128k 3ffff data address address 9 8 d 4 1 6 responsible officer section head signature supervisor signature issuance signatures 4d 33 37 37 33 45 48 33 42 ff ff ff ff ff ff ff 00000 00010 20000 note : make sure that address 01ffff 16 of the microcomputers internal rom corresponds to address 3ffff 16 of eprom. 2. mark specification mark specification must be submitted using the correct form for the type of package being ordered fill out the appropria te 80p6n mark specification form (for m37733ehbxxxfp) and attac h to the writing to prom order confirmation form. 3. comments
1 80 65 40 64 41 25 24 mitsubishi product number (6-digit, or 7-digit) 1 80 65 40 64 41 25 24 customer?s parts number note : the fonts and size of characters are standard mitsubishi type. mitsubishi ic catalog name notes 1 : the mark field should be written right aligned. 2 : the fonts and size of characters are standard mitsubishi type. 3 : customer?s parts number can be up to 14 alphanumeric char- acters for capital letters, hyphens, commas, periods and so on. 4 : if the mitsubishi logo is not required, check the box below. mitsubishi logo is not required 80p6n (80-pin qfp) mark specification form mitsubishi ic catalog name please choose one of the marking types below (a, b, c), and enter the mitsubishi ic catalog name and the special mark (if neede d). a. standard mitsubishi mark c. special mark required b. customers parts number + mitsubishi ic catalog name mitsubishi ic catalog name notes1 : if special mark is to be printed, indicate the desired lay- out of the mark in the left figure. the layout will be duplicated technically as close as possible. mitsubishi product number (6-digit, or 7-digit) and mask rom number (3-digit) are always marked for sorting the products. 2 : if special character fonts (e,g., customers trade mark logo) must be used in special mark, check the box be- low. for the new special character fonts, a clean font original (ideally logo drawing) must be submitted. special character fonts required 1 80 65 40 64 41 25 24
32 mitsubishi microcomputers m37733ehbxxxfp M37733EHBFS prom version of m37733mhbxxxfp preliminary notice: this is not a final specification. some parametric limits are subject to change. ? 1996 mitsubishi electric corp. h-lf449-a ki-9610 printed in japan (rod) 2 new publication, effective oct. 1996. specifications subject to change without notice. notes regarding these materials these materials are intended as a reference to assist our customers in the selection of the mitsubishi semiconductor product best suited to the customers application; they do not convey any license under any intellectual property rights, or any other rights, belonging to mitsubishi electric corporation or a third party. mitsubishi electric corporation assumes no responsibility for any damage, or infringement of any third-partys rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials. all information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by mitsubishi electric corporation without notice due to product improvements or other reasons. it is therefore recommended that customers contact mitsubishi electric corporation or an authorized mitsubishi semiconductor product distributor for the latest product information before purchasing a product listed herein. mitsubishi electric corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. please contact mitsubishi electric corporation or an authorized mitsubishi semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use. the prior written approval of mitsubishi electric corporation is necessary to reprint or reproduce in whole or in part these materials. if these products or technologies are subject to the japanese export control restrictions, they must be exported under a license from the japanese government and cannot be imported into a country other than the approved destination. any diversion or reexport contrary to the export control laws and regulations of japan and/or the country of destination is prohibited. please contact mitsubishi electric corporation or an authorized mitsubishi semiconductor product distributor for further details on these materials or the products contained therein. keep safety first in your circuit designs! mitsubishi electric corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. trouble with semiconductors may lead to personal injury, fire or property damage. remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.
page p12 right column line 2 rev. rev. no. date 1.00 first edition 970604 1.01 the following are added: 980526 prom order confirmation form mark specification form 2.00 the following are revised: 980731 revision description list m37733ehbxxxfp, M37733EHBFS datasheet (1) revision description previous version the m37733ehbxxxfp has 28 powerful addressing modes. refer to the mitsubishi semiconductors data book single- chip 16-bit microcomputers for the details of each addressing mode. machine instruction list the m37733ehbxxxfp has 103 machine instructions. refer to the mitsubishi semiconductors data book single- chip 16-bit microcomputers for details. revised version the m37733ehbxxxfp has 28 powerful addressing modes. refer to the 7700 family software manual for the details. machine instruction list the m37733ehbxxxfp has 103 machine instructions. refer to the 7700 family software manual for the details.

▲Up To Search▲

Price & Availability of M37733EHBFS

	To Download M37733EHBFS Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .